Representation of Sub-state & Control

LDD(Direct)

AR<=IR

Mem<=MREQ

Acc<=Mem

Mem<=MREQ

LDD_1

LDD_2

LDD_3

Mnemonic

Phase

Execution Phase Table for Load Direct

Example of the representation

on Graphical HDL Entry

Phase table is also directly utilized

for design entry.